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1 Introduction and  
   Motivation 
 
“Radar is capable of detecting, tracking, and imaging targets with high accuracy at long range, day and 
night, and in all weather conditions. Mainly because of these reasons, radar has been widely used for 
military and civilian purposes, such as wide-area surveillance, air defense and weapon control, high-
resolution radar imaging, remote sensing of environment, weather observation, air traffic control, vehicle 
collision avoidance and cruise control, harbor and river traffic surveillance, and industry automation”[1a].  
This report focuses on the design of  the cross-correlation of bistatic passive radars coherent continue wave. 
In this design I utilize the program Vivado 2015.2 Xilinx that it’s present in the laboratory of passive radars. 
 
 
1.1 Passive Bistatic Radars (PBR) 
 
Bistatic Radar (BR) systems have been studied and developed since the development of earliest radars. 
Since the early of 1920,  these systems were used by many countries in air defence networks. For example, 
the British, the Sovietic Union, the France and the Japanese used Bistatic Radar systems at different 
platforms. The Germans used them in World War II. 
In recent years, Passive Bistatic Radar (PBR) became popular interest due to low-cost computing power and 
digital receiver technology [1]. Conventional radars transmit electromagnetic waves and decipher 
information about objects by computing the reflected signal.  
Passive radar systems (also referred  to as passive coherent location) encompass a class of radar systems 
that detect and track objects by processing reflections from non-cooperative sources of illumination in the 
environment, such as commercial broadcast and communications signals.  They use the reflected FM radio, 
television and cell phone signals that are already present in the atmosphere. Thus this system only requires a 
receiver and no transmitter. In the figure 1.1 there is a representation of a passive radar system.  
 
 
Figure 1.1 : Application passive radar that uses many different transmission sources that are sent out from various locations to determine the position of flying 
objects. This enables it to locate stealth aircraft that cannot be detected using active systems[3a].   
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The receiver of passive radar uses transmitters of radio channels (100 MHz), TV band (50 MHz) and 
sometimes even cell phone band (1 GHz) also DVB-T, DAB (UHF/VHF). Passive radar has no frequency 
allocation and thus cause frequencies over a wide range for acquiring accurate data. The next figures are a 
representation of radio channel, TV band and phone band respectively. 
 
 
 
 
 
 
 
 
 
Figure 1.2:Radio, TV and phone band signals. 
 
  
PBR is a kind of radar in which the transmitter and the receiver are at separate locations, while monostatic 
radar systems have transmitters and receivers at the same location [2].  
 
 
Advantages and disadvantages of Passive Bistatic Radar systems are noted below: 
 
 Disadvantages: 
 
1. Lack of control over transmitter. 
2. More complex geometry. 
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3. The technology is relatively immature. 
4. Reliance on third-party illuminators 
 
 
 Advantages: 
 
1. Lower procurement cost. 
2. Lower costs of operation and maintenance, due to the lack of transmitter and 
moving parts. 
3. Difficulty of jamming. 
4. They can update the target positions very fast. 
5. They have the potential ability to detect stealth targets. 
6. Possible enhanced Radar Cross Section (RCS) of the target due to geometrical 
effects. 
 
 
 
1.2  Properties of Passive Bistatic Radar  (Passive Coherent Location PCL) 
 
The property of the PBR system is the bistatic geometry that has many operating characteristics, such as 
Doppler frequency, range resolution and radar cross section (RCS). To understand the bistatic geometry 
before handling the PBR system and the bistatic radar equation should be known to predict the performance 
of the PBR system. 
 
For this reason, we must to define and decide upon an illumination source type. Passive radars can operate 
anywhere in the RF-spectrum. Most of today’s passive radars use broadcast lower frequencies that are high 
power and allow a good detection range. The modulation schemes of the signals depend on the type of non-
radar source (illuminator) used: HF broadcast, VHF FM radio signals, UHF analogue TV signals, digital 
audio and TV broadcast, and cellphone networks (GSM, 3G) are a few examples. Some of the more recent 
passive radar systems may also use satellite-borne signals like navigation (GPS) signals. The performance of 
the radar system may be computed by the ambiguity function. Range is also an important parameter and the 
system’s performance greatly depends on the illumination source used. Satellite signals typically have a 
weak power when they reach the ground and consequently, radar systems that use them have a limited 
range. 
 
 
1.3 Bistatic Geometry 
 
The properties of bistatic radar have been described in detail by Willis in “Bistatic radar” in Radar 
Handbook and by Dunsmore in “Bistatic radar” in Advanced Radar Techniques and Systems. M.Jackson use 
this design to represent the bistatic radar geometry, where it is based on a pair of transmitter and receiver 
with different locations. Together with a target and its velocity V. 
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Figure 1.3: Illustration of bistatic radar geometry. Bistatic geometry show the parameters defining the bistatic radar operation in the constant range ellipse 
containing the transmitter (Tx), receiver (Rx) and the target with velocity V. The bistatic triangle lies in the constant range ellipse plane. The distance L between 
transmitter and receiver is called baseline range. The angle, ƟT and ƟR are transmitter and receiver looking angles, respectively. The target’s velocity vector 
projected onto the plane has magnitude V and aspect angle α. Bistatic angle is beta= ƟT-ƟR.[3] 
 
 
Some important basic measurements of the bistatic geometry are bistatic range and Doppler frequency. 
Bistatic range refers to the radar system with separated transmitter and receiver. The receiver measures the 
time difference of arrival of the signal from the transmitter directly, and via reflection from the target. This 
defines an ellipse of constant bistatic range, called an iso-range contour (there are where the ground slices 
the ellipsoid; when the ground is flat, this intercept forms an ellipse), on which the target lies, with foci 
centered on the transmitter and receiver [4]. Let R1/R2 be the distance between the target and 
transmitter/receiver. The distance is denoted by L. Then we can calculate the target location at the range 
ellipse as R1+R2-L. L, R1 and R2 can be calculated as follows: 
 
                          L= √|𝑇𝑥𝑥 −  𝑅𝑥𝑥 |
2 +  |𝑇𝑥𝑦 − 𝑅𝑥𝑦|
2
                    (1) 
 
                                             R2 = √|𝑅𝑥𝑥 − 𝑇𝑎𝑥 |
2 + |𝑅𝑥𝑦 −  𝑇𝑎𝑦|
2
                   (2) 
 
            R1 = √|𝑇𝑥𝑥 −  𝑇𝑎𝑥 |
2 +  |𝑇𝑥𝑦 −  𝑇𝑎𝑦|
2
                    (3) 
 
Where Rxx and Rxy are receiver antenna positions, Txx and Txy are transmitter antenna positions, Tax and Tay 
are target positions respectively in Cartesian coordinate system. 
 
Another measurement by looking at this geometry is Doppler frequency, which measures the radial 
component of the velocity of targets. 
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Figure 1.4: The phase shifting of the received signal [5]. 
 
The phase shifting φ of an electromagnetic wave from the radar antenna to the aim and back results from the 
ratio of the covered distance and the wavelength of the transmitted energy multiplied with the scale of the 
full circle (2π): 
 
                                                Φ = 
2 𝑟∗2 𝜋
𝜆
                                                          (4) 
 
Where Φ is the phase-difference between the transmitted and the received signal, 2r the distance (the way 
and the way back), 2π the period of an oscillation (360ͦ) and λ the wavelength of the transmitted energy. If 
the aim has the radial speed 
 
                                                   Vr = 
𝑑(𝑟)
𝑑𝑡
                                                 (5) 
 
 
 
Then the value of the phase changes to  
 
                                                
𝑑(𝜑)
𝑑𝑡
 = 
−4𝜋∗𝑉𝑟
𝜆
                                                             (6) 
 
This is equivalent to the Doppler-frequency fD according to: 
 
                                        fD = 
1
2𝜋
∗  
𝑑(𝜑)
𝑑𝑡
  = = 
1
2𝜋
∗ 
−4𝜋∗𝑉𝑟
𝜆
                                       (7) 
 
In the our case the Doppler frequency is calculated as follows: 
 
                                         fB = 
1
𝜆
 [
𝑑(𝑅1+𝑅2)
𝑑𝑡
] .                                                            (8) 
 
this equation shows that Doppler frequency is proportional to the rate of change of the bistatic range. The 
derivatives of R1 and R2 can be found by projecting the velocity vector onto R1 and R2 , so we can get the 
Doppler frequency fB.  
 
                                              fB = 
2𝑣𝐵
𝜆
                                                                       (9) 
 
In PBR systems, another problem about the bistatic geometry is called Radar Cross Section (RCS).  RCS is 
the measure of a target’s ability to reflect radar signals in the direction of the radar receive. It is a measure of 
the ratio of backscatter density in the direction of the radar to the power density that is intercepted by the 
target. 
 
12 
 
 
 
Figure 1.5: the experimental radar cross section of the B-26 aircraft at 3GHz frequency as a function of azimuth angle ( after Skolnik)  [6]. 
 
 
The target radar cross sectional area depends of: 
 
 the airplane’s physical geometry and exterior features, 
 the direction of the illuminating radar, 
 the radar transmitters frequency, 
 the used material types. 
 
The use of stealth technology to reduce radar cross section increases the survivability and decreases the 
target detection of military aircraft. 
 
In the RCS we presented and shown the bistatic radar equation: 
 
                                 Pr = 𝑃𝑡 ∗
𝐺𝑡
4𝜋𝑅1
2 ∗ 𝜎𝑏 ∗ 
𝐺𝑟
4𝜋𝑅2
2 ∗  
𝜆2
4𝜋
                                                  (10) 
Where Gt is the transmit antenna gain, Gr is the receive antenna gain, Pt is the transmit power, Pr is the 
received signal power, R1 is the transmitter-target distance, R2 is the target receiver distance and λ is the 
radar wavelength. 
The bistatic radar equation can be used to predict the performance of the PBR systems; if you increase 
transmit power, you can get more receive power. To increase the receiver power, the range between target-
receiver and transmitter target may be reduced or transmitter and receiver antenna gains may be enlarged. 
 
The  Signal to Noise ratio (SNR) for a bistatic radar  is: 
 
                                        SNR=
𝑃𝑇 𝐺𝑇𝐺𝑅 𝜆
2 𝜎𝐵 𝐹𝑇
2𝐹𝑅
2
(4𝜋)3𝑘𝑇𝑠 𝐵𝐿𝑇𝐿𝑅𝑅𝑇
2 𝑅𝑅
2                                            (11) 
 
To increase the SNR, a solution is to integrate over time.For each doubling of the integration time, an 
increase of the SNR by approximately 3dB is expected. This type of integration is called coherent 
integration. 
 
 
 
When every parameter in  (11) except for RT and RR is kept constant, and plot the contours for SNR, we get 
what is called “Ovals of Cassini”. Figure 1.5a illustrates the “Ovals of Cassini” for a typical set of radar 
parameters. The amplitude of the contours is given in dB. 
 
13 
 
 
Figure 1.5a: Contours of the bistatic radar equation. The amplitude is given in dB. Each contour shows a constant SNR, and they are called “Ovals of Cassini”. 
The amplitude is largest close to the transmitter and receiver  [2]. 
 
 
Since the constant range sum ellipses is of different form than the constant SNR “Ovals of Cassini”, we get 
different SNR for almost every point on the constant range sum ellipse. In figure 1.5a we see that the highest 
SNR is close to the transmitter and receiver. 
 
 
 
 
1.4  Limitation in detection range of  PCL systems  
 
The principal limitation in detection range for most passive radar systems is the signal-to-interference ratio, 
due to the large and constant direct signal received from the transmitter. To remove this, an matched filter 
can be used to remove the direct signal in a process similar to active noise control. The matched filter is an 
optimum filter in the sense of SNR because the SNR at its output is maximized at some delay t0 that 
corresponds to the true target range R0 ( t0 = (2R0) / c ). 
   
 
Figure 1.6: Simplified block diagram of the radar receiver [7]. 
 
 
 
In the figure we adopt the following notation: h(t) is the optimum filter impulse response, x(t) is the input 
signal, x0(t) is the output signal, ni(t) is the input noise signal, n0(t) is the out noise signal, H(f) is the 
optimum filter transfer function, X(f) is the FT of the input signal, X0(f) is the FT of the output signal, Ni(f) is 
the input noise PSD (not necessarily white) and N0(f) is the output noise PSD.  
 
The key processing step in a passive radar is cross-correlation. This step acts as the matched filter and 
provides the estimates of the bistatic range and bistatic Doppler shift of each target echo. Targets are 
detection on the cross-correlation surface by applying an adaptive threshold, and declaring all returns above 
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this surface to be targets. A standard cell-averaging constant false alarm rate (CFAR) algorithm is typically 
used. 
 
 
1.5  Cross-correlation processing 
 
Such detection is achieved via coherent signal processing, which, conceivably, gives the best enhancement in the 
signal-to-noise ratio. In following figure we can see a simple passive radar setup. A high power commercial radio 
transmitter illuminates radar targets, which in this case are an aircraft and a meteor trail that happens to be oriented in 
a way tha allows specular reflection to be seen by the receiver. Two antennas are used: one antenna measures what is 
transmitted by the radio or satellite transmitter and the other antenna is used to record the echoes from the radar 
targets. 
 
 
 
Figure 1.7  How passive radar works with commercial broadcast antenna [7].  
A specially designed antenna transmits a short burst of radio wave energy in a selected direction.  If the propagating 
wave strikes an object, such as the helicopter in this illustration, a small fraction of the energy is reflected back toward 
a radio receiver located near the transmitter. The transmitted pulse is a specific shape that we have selected, such as 
the triangle shown in this example. The received signal will consist of two parts: (1) a shifted and scaled version of the 
transmitted pulse, and (2) random noise, resulting from interfering radio waves, thermal noise in the electronics, etc. 
Since radio signals travel at a known rate, the speed of light, the shift between the transmitted and received pulse is a 
direct measure of the distance to the object being detected. This is the problem: given a signal of some known shape, 
what is the best way to determine where (or if) the signal occurs in another signal [8].  
Correlation is the answer to this problem, because it is a mathematical operation that is very similar to convolution. 
The Correlation uses two signals to produce a third signal. This signal is called the cross-correlation of the two inputs 
signals.  
In the figure 1.8b, the basic of a bistatic PR using an DVB-S2 satellite as the OI (Opportunty Illuminator) is presented. 
The system principle of operation is based on the correlation of the reference signal from the OI acquired by the 
reference channel (continuous orange arrow) and the target echoes acquired by the surveillance channel (continuous 
blue arrows). 
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Figure 1.8b: Example of passive radar geometry. 
 
An example of a signal that it is correlated with itself, the resulting signal is instead called the autocorrelation.  
 
 
Figure 1.9: The correlation machine [8]. 
 
The waveform we are looking for t[n], commonly called the target signal, is contained inside the correlation machine. 
Each sample in y[n] is calculated by moving the correlation machine left or right until it points to the sample being 
worked on. Next, the indicated samples from the received signal fall into the correlation machine, and are multiplied 
by the corresponding points in the target signal. The sum of these products then moves into the proper sample in the 
cross-correlation signal. 
 
If there is noise on the received signal, there will also be noise on the cross-correlation signal. It is an unavoidable fact 
that random noise looks a certain amount like any target signal you can choose. Except for this noise, the peak 
generated in the cross-correlation signal is symmetrical between its left and right. This is true even if the target signal 
is not symmetrical. Remember, the cross-correlation is trying to detect the target signal, not recreate it. There is no 
reason to expect that the peak will even look like the target signal. 
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Correlation is the optimal technique for detecting a known waveform in random noise. That is, the peak is higher 
above the noise using correlation that can be produced by any other linear system. 
In this thesis we simulate and study the DVB-S2 signals and we applicate the cross-correlation because we have two 
signals, one from satellite (DVB-S2) and other one from target.  
Our Digital Video Broadcasting – Satellite – Second Generation ( DVB-S2 ) is a digital television broadcast standard 
that has been designed as a successor for the popular DVB-S system. The DVB-S standard was adopted in 1994, using 
QPSK as a modulation method, for satellite transmission of video signals.  
In 2003, new satellite transmission methods were defined in a new specification, known as DVB-S2. For RF engineers 
designing a transmitter for DVB-S2 standard, it is necessary to develop and test devices that can perform more 
complicated modulation methods than what is used for DVB-S ( i.e. QPSK). These modulation methods include 
8PSK, 16-Amplitude Phase Shift Keying (APSK), and 32APSK. 
In the follow figure we represent a functional block diagram of DVB-S2 transmission system. 
 
 
Figure 1.10: Functional block diagram of DVB-S2 transmission system. 
 
The DVB-S2 transmission system is structured as a sequence of functional blocks. 
Signal generation is based on two levels of framing structures: 
 BBFRAME at base-band (BB) level, carrying a variety of signaling bits, to configure the receiver flexibly 
according to the application scenario; 
 PLFRAME at physical layer (PL) level, carrying few highly protected signaling bits, to provide robust 
synchronization and signaling at the physical layer. 
 
The DVB-S signals are modulated with quadrature and phase shift keying (QPSK). There are two steps to 
generate the DVB-S signal: the first step is the channel encoding, which consists of forward error correction 
coding, modulation and up-conversion; the second step is the source encoding to format the signals, which 
adopts MPEG-2 stream, and multiplexes lots of digital television program streams following the 
multiplexing of audio and video. 
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In particular, the structure of DVB-S signal is given by 
 
 
𝑠(𝑡) =  ∑ 𝑔(𝑡 − 𝑛𝑇) cos(𝜔0 𝑡 +  𝜑𝑛)
𝑁
𝑛=1
 
 
Where  
 
 T is the reciprocal of symbol rate of QPSK signal, 
 g(t) is the impulse response of square-root raised cosine roll-off filter with a roll-off factor of α, and 
its duration time is T, 
 ω0 is the carrier angular frequency, 
 
 
 𝜑𝑛 is the phase of the n-th symbol, 
 𝑁 𝑖𝑠 𝑡ℎ𝑒 𝑛𝑢𝑚𝑏𝑒𝑟 𝑜𝑓 𝑠𝑦𝑚𝑏𝑜𝑙𝑠. 
 
In the following images we illustrates the DVB-S2 signal and your autocorrelation simulated with MATLAB. 
 
Figure 1.11: DVB-S2 signal simulated with MATLAB. 
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Figure 1.12: DVB-S2 signal after auto-correlation simulated with MATLAB. 
 
 
In signal processing, cross-correlation is a measure of similarity of two series as a function of the lag of one relative to 
the other. 
For continuous functions f and g, the cross-correlation is defined as: 
(𝑓 ∗ 𝑔)(𝜏) ≝ ∫ 𝑓∗(𝑡)𝑔(𝑡 + 𝜏)𝑑𝑡 
∞
−∞
 
where f* denotes the complex conjugate of f and τ is the lag. Similarly, for discrete functions, the cross-correlation is 
defined as: 
( 𝑓 ∗ 𝑔)[𝑛] ≝ ∑ 𝑓∗[𝑚]𝑔[𝑚 + 𝑛]
∞
𝑚=−∞
. 
The cross-correlation is similar in nature to the convolution of two functions. In an autocorrelation, which is the cross-
correlation of a signal with itself, there will always be a peak at a lag of zero, and its size will be the signal power.  
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1.6  Thesis Outline and Contribution 
 
The aims of this thesis is based on 5 fundamental keys: 
1. bistatic passive radars systems analysis on signals DVB-S; 
2. cross-correlation analysis of the DVB-S2 signals, cross-correlation analysis of our systems. The 
design is implemented on system that works to short distance, because if we analyze the signals that 
come from satellite cross the atmosphere and the waves of the signal absorption by the target, the 
signals would be only noise. 
3. Design and simulation using Vivado 2015.2 Xilinx version. 
4. Comparing the digital signal processing theory and its application to a real scenario. 
5. Conclusion and future work. 
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2 Digital System Hardware Design with FPGAs  
 
In this chapter we describe the use of FPGAs, we describe the use of the platform Vivado 2015.2 Xilinx 
version and the components that we utilized to realize the cross-correlation of passive radars.  
Application Development for FPGA based reconfigurable systems includes hardware design, for circuitry to 
be mapped on FPGAs, and software design for a general-purpose processor. 
 
 
2.1 Background (FPGA) 
 
A typical reconfigurable computing application consists of hardware running on one or more FPGA devices 
present on a co-processor board and software running on the general-purpose processor.   
Field-programmable gate arrays (FPGAs) arose from programmable logic devices (PLDs), are electronic 
components used to build reconfigurable digital circuits, which first appeared in the early 1970s. 
Today, FPGAs are very important in many practical application fields, including military electronics and 
embedded systems technology. They have been used as coprocessors for general purpose computers, digital 
systems, embedded controllers. FPGAs can be programmed to the desired application or functionality 
requirements, as opposed to Application Specific Integrated Circuits (ASICs), where the device is custom 
built for the particular design. Although One-Time-programmable (OTP) FPGAs are available, the domain 
type are SRAM-based which can be reprogrammed as the design evolves [9].  
 
 
 
 
Figure 2.1: FPGA Block Structure [9]. 
 
 
In an ASIC, combinational logic is built from wiring a number of physical basic logic gates together. In 
FPGAs, these logic gates are “simulated” using multiple instances of a generic element called a look-up-
table, or simply LUT. A LUT is an array that replace runtime computation with a simpler array indexing 
operation; LUT’s can be (re)programmed after manufacturing, which makes them mainly responsible for the 
(re)programmability property of FPGAs. A CLB (Configurable Logic Block) basically consist of a LUT, a 
FlipFlop and multiplexer.  
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In reality, a CLB is a bit more complex though. In our systems Vivado 2015.2 Xilinx version Kintex-7 
series, each CLB element is connect to a switch matrix for access to the general routing matrix. A CLB 
element contains a pair of slices. 
 
 
 
Figure 2.2:Arrangement of Slices within the CLB 
 
The LUTs in 7 series FPGAs can be configured as either a 6-input LUT with one output, or as two 5-input 
LUTs with separate outputs but common addresses or logic inputs. Each 5-input LUT output can optionally 
be registered in a flip-flop. Four such 6-input LUTs and their eight flip-flops as well as multiplexers and 
arithmetic carry logic form a slice, and two slices form a CLB. Four flip-flop per slice (one per LUT) can 
optionally be configured as latches. In that case, the remaining four flip-flops in that slice must remain 
unused. 
 
2.2 LUT Representation and Internal Architecture 
 
An n-input LUT can be used to implement an arbitrary Boolean-valued function with up to n Boolean 
arguments. With n-input LUT requires 2n bits of SRAM to store the lookup table, and a 2n : 1 multiplexer to 
read out a given configuration bit. In the following figure there is a representation of internal structure of a 
4-input LUT, circuitry for reading (left) and writing (right). 
 
 
 
Figure 2.3:Internal Structure of a 4-input LUT: circuitry for reading (left) and writing (right).  
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2.3 Auxiliary On-Chip Components 
 
The logic resources of FPGAs discussed so far are in principle sufficient to implement a wide range of 
circuits. However, to address high-performance and usability needs of some applications, FPGA vendors 
additionally intersperse FPGAs with special silicon components ( Figure 2.4) such as dedicated RAM blocks 
(BRAM), multipliers and adders (DSP units), and in some cases even full-fledged CPU cores. 
 
 
 
Figure 2.4: FPGA layout with interspersed BRAM blocks and DSP units (left), and the (slightly simplified) interface of a dual ported BRAM block (right) [9]. 
 
 
 
 
 
2.3.1 Block RAM (BRAM) 
 
On the left-hand side of Figure 2.4, a common layout of the different components within an FPGA is 
illustrated. Between the columns of logic islands there are columns of dedicated RAM blocks typically 
referred to as Block RAM (BRAM). A single BRAM block can hold a few kilobytes of data and usually an 
FPGA holds a few hundred BRAMs, which can all be accessed in parallel. BRAM access is very fast, i.e., a 
word can be read or written in a single clock cycle at a clock speed of several hundred megahertz [18]. 
On Kintex FPGAs, BRAMs are single and dual-ported, as depicted on the right-hand side of Figure 2.4. This 
means that the BRAM can be accessed concurrently by two different circuits. The word width for each port 
is configurable, i. e., one circuit might choose to access BRAM at a byte granularity, while another 
addresses BRAM in four-byte chunks. Each port is driven by a separate clock, i.e., the two circuits accessing 
the BRAM may run at different speeds. Furthermore, a dual-ported BRAM can be configured to behave as 
two single-ported BRAMs (each one-half the original size) or even as FIFO-queues. 
 
2.3.2 Digital Signal Processing (DSP) Units 
 
FPGAs are attractive for digital signal processing (e.g., digital filtering, Fourier analysis, etc.), which 
heavily relies on mathematical operations. However, while adders and multipliers can be built from the 
LUTs and flip-flops provided in an FPGA, they can by no means compete-in terms of performance, space, 
and power consumption-with corresponding circuits in pure silicon. Therefore, FPGA manufacturers also 
embed dedicated hardware multipliers and adders (between less than a hundred to a few thousand) in their 
FPGAs. 
Multiplications, followed by additions, subtractions or accumulations are the basis of most DSP 
applications. The number of multipliers embedded in DSP processor is generally in the range of one to four. 
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The microprocessor will sequence data to pass it through the multipliers and other functions, storing 
intermediate results in memories or accumulators. Performance is increased primarily by increasing the 
clock speed used for multiplication. Typical clock speeds are between tens of MHz to 1GHz. Performance, 
as measured by millions of Multiply And Accumulate (MAC) operations per second, typically ranges from 
10 to 4000. 
Hence, these DSP units can be used in a variety of modes, and perform operations such as multiply, 
multiply-and-accumulate, multiply-and-add/subtract, three input addition, wide bus multiplexing, barrel 
shifting, etc., on wide inputs in only one or two clock cycles. In the database context, fast multipliers are 
very useful, e.g., to implement efficient hash functions. 
 
 
 
2.3.3 Soft and Hard IP Cores 
 
FPGAs are a great tool to create custom hardware but development effort is still significantly higher than for 
writing software. Certain functionality is fairly standardized and used in many FPGA designs over and over 
again. Thus, so-called intellectual property (IP) cores can be instantiated in FPGA designs. In essence, an IP 
core is a reusable unit of logic-free or commercial-ranging from circuits for simple arithmetic operations to 
entire microprocessors. A soft IP core implements the corresponding functionality using standard 
programmable resources provided by the FPGA, while a hard IP core refers to a dedicated silicon 
component embedded in the FPGA fabric [18]. 
BRAMs and DSP units are the simplest form of embedded silicon components on FPGAs. Often FPGA 
vendors also add more complex hard-wired circuitry to their FPGAs to support common functionality at 
high performance with minimal chip space consumption. A typical example is the medium access controller 
(MAC) core found on many FPGAs, connected to an Ethernet PHY device5 on the corresponding FPGA 
card, providing high-level access to Ethernet frames. 
Some FPGAs even incorporate full-edged hard CPU cores. Several older generations of Xilinx's Virtex 
FPGAs shipped with embedded PowerPC cores, e.g., the Virtex-5 FX130T integrates two PowerPC 440 
cores (800 MHz). FPGAs of the newer Xilinx Zynq series include an ARM Cortex-A9 dual-core (1 GHz). 
Also Altera produces FPGAs with embedded ARM cores, and Intel in collaboration with Altera designed an 
embedded processor (Stellarton) that combines an Atom core with an FPGA in the same package. 
 
 
2.4 Xilinx Vivado 2015.2  
 
Vivado Design Suite is a software suite produced by Xilinx for synthesis and analysis of HDL designs, 
superseding Xilinx ISE with additional features for system on a chip development and high-level synthesis. 
Vivado represents a group-up rewrite and re-thinking of the entire design flow. 
 
 
Figure 2.5:Vivado Design Suite High-Level Design Flow [10]. 
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Vivado enables developers to synthesize their designs, perform timing analysis, examine RTL diagrams, 
simulate a design’s reaction to different stimuli, for example we have use VHDL language that represent it 
following, and configure the target device with the programmer. Vivado is a design environment for FPGA 
products from Xilinx, and is tightly-coupled to the architecture of such chips, and cannot be used with 
FPGA products from other vendors. 
 
A typical design flow consist of creating a Vivado project, creating user constraint files, creating models, 
assigning created constraint file, importing the created models, optionally running behavioral simulation, 
synthesizing the design, implementing the design, generating the bitstream, and finally verifying the 
functionally in the hardware by downloading the generated bitstream file. The typical design flow is shown 
in figure 2.6: 
 
 
 
 
Figure 2.6: A typical design flow (Xilinx). 
 
 
2.5 Main Features of the Vivado Design Suite 
 
We can use the Vivado Design Suite for different types of designs. The tool flow and the features differ 
depending on the type of design. In following we explain the main features enabled by the Vivado Design 
Suite. 
 
2.5.2 Industry Design standards 
 
The Vivado Design Suite supports the following established industry design standards: 
 
 AXI4, IP-XACT 
 Tcl 
 Synopsys design constraints (SDC) 
 Verilog, VHDL, SystemVerilog 
 SystemC, C, C++, OpenCl 
 
The Vivado Design Suite solution is native Tcl based with support for SDC and Xilinx design constraints 
(XDC) formats. Using standard IP interconnect protocol, such as AXI4 and IP-XACT, enables faster and 
easier system-level design integration. Support for these industry standards also enables the electronic 
design automation (EDA) ecosystem to better support the Vivado Design Suite. 
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2.5.3 IP Design and System-Level Design Integration 
 
IP can include logic, embedded processors, digital signal processing (DSP) modules, or C-based DSP 
algorithm designs. Custom IP is packaged following IP-XACT protocol and then made available through the 
Vivado IP catalog. 
Xilinx IP utilizes the AXI4 interconnect standard to enable faster system-level integration. Existing IP can 
be used in the design either in RTL or netlist format. 
 
2.5.4 VHDL Language Support 
 
VHDL (VHSIC Hardware Description Language) is a hardware description language used in electronic 
design automation to describe digital and mixed-signals systems such as field-programmable gate arrays and 
integrated circuits. The word ‘hardware’, however, is used in a wide variety of context, which range from 
complete systems such as personal computers on the one hand side to the small logical gates on their internal 
integrated circuits on the other. This is why different descriptions exist for the hardware functionality. 
Complex systems are often described by the behaviour that is observable from the outside. Abstract 
behaviour models are used in this case that hide all the implementation details. 
VHDL is defined in the IEEE 1076 Standard. VHDL was initially developed by the US Department of 
Defense for ASIC development purpose. VHDL syntax and semantics were based on Ada language. Similar 
to Verilog, VHDL has no defined bit-width for its variables. VHDL has nine logic values for each bit: 
uninitialized (’U’), unknown (’X’), high (’1’), low (’0’), high impedance(’Z’), week signal (’W’), weak high 
(’H’), weak low (’L’) and don’t care (’-’) . Another characteristic similar to Verilog is the parallelism. 
Architecture in VHDL are executed in parallel, while the code inside the processes are sequential, being in 
the process statement the definition for the sensitivity list. The last version of VHDL is from 2009. 
For the last 30 years, Verilog and VHDL have struggled among themselves aiming at being the standard 
HDL language for FPGA/ASIC design. While Verilog is most appreciated in United States, VHDL is more 
common in Europe and Asia. This competition and the difficulties encountered by software designers for the 
RTL description understanding have motivated the development of higher level languages for hardware 
description purpose. 
VHDL is used mainly for the development of Application Specific Integrated Circuits (ASICs). Tools for 
the automatic transformation of VHDL code into a gate-level netlist were developed already at an early 
point of time. This transformation is called synthesis and is an integral part of current design flows. 
 
 Advantages of VHDL 
 
o Enforces stricter rules, in particular strongly typed, less permissive and error-prone 
o Initialization of RAM components in the HDL source code is easier (Verilog initial 
blocks are less convenient) 
o Package support 
o Custom types 
o Enumerated types 
o No reg versus wire confusion [11]. 
 
For use with Field Programmable Gate Arrays (FPGAs) several problems exist. In the first step, Boolean 
equations are derived from the VHDL description, no matter whether an ASIC or an FPGA is the target 
technology. But now, this Boolean code has to be partitioned into the Configurable Logic Blocks (CLB) of 
the FPGA. This is more difficult than the mapping onto an ASIC library. Therefore, VHDL is hardly used 
for the design of low-complexity Programmable Logic Devices (PLDs). 
VHDL can be applied to model system behaviour independently from the target technology. This can be 
useful to provide standard solutions, for example for microcontrollers, error correction (de-)coders, etc., or 
behavioural models of microprocessors and RAM devices can be used to simulate a new device in its target 
environment. 
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2.6 Advanced eXtensible Interface (AXI) 
 
Xilinx adopted the Advanced eXtensible Interface (AXI) protocol for Intellectual Property (IP) cores 
beginning with the Spartan-6 and Virtex-6 devices. 
AXI is part of ARM AMBA, a family of micro controller buses first introduced in 1996. The first version of 
AXI was first included in AMBA 3.0, released in 2003. AMBA 4.0, released in 2010, includes the second 
major version of AXI, AXI4 [19]. 
There are three types of AXI4 interfaces: 
 
 AXI4: For high-performance memory-mapped requirements. 
 
 AXI4-Lite: For simple, low-throughput memory-mapped communication (for example, to 
and from control and status registers): 
 
 AXI4-Stream: for high-speed streaming data. 
 
AXI4 is widely adopted in Xilinx product offerings, providing benefits to Productivity, Flexibility, and 
Availability. In the Productivity developers need to learn only a single protocol for IP; in Flexibility AXI4-
Lite is a light-weight, single transaction memory-mapped interface; in Flexibility AXI4 is for memory-
mapped interfaces and allows high throughput bursts of up to 256 data transfer cycles with just a single 
address phase; in Flexibility AXI-Stream removes the requirement for an address phase altogether and 
allows unlimited data burst size. 
In the Availability we have access not only to the Vivado Ip Catalog, but also to a worldwide community of 
ARM partners [19]. 
 
2.6.1 How AXI Works 
 
The AXI specifications describe an interface between a single AXi master and AXi slave, representing IP 
cores that exchange information with each other. Multiple memory-mapped AXI master and slaves can be 
connected together using a structure called an Interconnect block. The Xilinx AXI Interconnect IP contains a 
configurable number of AXI-compliant master and slaves interfaces, and can be used to route transactions 
between one or more AXI masters and slaves. 
 
 
Both AXI4 and AXI4-Lite interfaces have the same channels. Those channels are the following five: 
 
1. Read Address Channel 
2. Write Address Channel 
3. Read Data Channel 
4. Write Data Channel 
5. Write Response Channel 
 
In this figure we see a representation of the Channel architecture of reads and write. 
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Figure 2.7: Channel Architecture of Reads [12]. 
 
 
Data can move in both directions between the master and slave simultaneously, and data transfer size can 
vary. The limit in AXI4 is a burst transaction of up to 256 data transfers. AXI4-Lite allows only one data 
transfer per transaction and the AXI4-Stream protocol defines a single channel for transmission of streaming 
data. The AXI4-Stream channel models the write data channel of AXI4. Unlike AXI4, AXI4-Stream 
interfaces can burst an unlimited amount of data. 
 
 
 
 
Figure 2.8: Channel Architecture of Writes [12]. 
 
 
In the memory-mapped protocols (AXI3,AXI4, and AXI4-Lite), all transactions involve the concept of 
transferring a target address within a system memory space and data. Memory-mapped systems often 
provide a more homogeneous way to view the system, because the IP operates around a defined memory 
map. 
Use the AXI4-Stream Protocol for applications that typically focus on a data-centric and data-flow paradigm 
where the concept of an address is not present or not required. Each AXI4-Stream acts as a single 
unidirectional channel with a handshaking data flow. 
An Infrastructure IP is a building block used to help assemble systems. Infrastructure IP tends to be a 
generic IP that moves or transforms data around the system using general-purpose AXI4 interfaces and does 
not interpret data [19]. 
 
 
 
 
 
 
 
 
28 
 
 
 2.7 IP-Centric Design Flow 
 
The VivadoTM Integrated Design Environment (IDE) provides an IP-centric design flow that allows we add 
IP modules to our design from a variety of design sources. 
In Figure 2.9 the environment contains a central repository called the IP catalog that consolidates IP sources 
from:  
 
 Vivado Design Suite cores 
 
 Xilinx CORE GeneratorTM cores 
 
 Modules from System Generator for DSP designs and Vivado High-Level Synthesis designs. 
 
 
 
Figure 2.9: IP-Centric Design Flow [13]. 
 
 
 
2.7.1 Vivado IP-SoftCore Catalog 
 
“A software processor is a processor, written in a hardware description language HDL, that is implemented 
in a programmable component (i.e. FPGA).” Soft processors are far more flexible than hard processors. Soft 
processors can be enhanced with custom hardware to extend the instruction set with custom instructions and 
coprocessors targeted to the application using the processor. Instead, Soft processors cannot reach the same 
clock rate as hard processors, generally resulting in lower performance than hard processors and do not have 
the power saving features available in many wireless-focused hard processors such as the ARM processor. 
Xilinx in the Embedded Development Kit (EDK) use the Softcore processor such as Microblaze and 
picoblaze and a standard set of peripheral. The kit includes a complete set of GNU-based software tools 
including the compiler, assembler, debugger, and linker. 
Generally, there are two ways to integrate a customized IP core into a MicroBlaze-based embedded soft 
processor system. One way is to connect the IP on the On-chip Peripheral Bus (OPB). The OPB is part of 
the IBM Core ConnectTM on-chip bus standard. The second way is to connect the user IP to the MicroBlaze 
dedicated Fast Simplex Link (FSL) bus system. If the application is time-critical, the user IP should be 
connected to the FSL bus system; otherwise, it can be connected as a slave or master on the OPB. If the 
customized core is connected to the dedicated FSL interface, it is then possible to use predefined C functions 
to use the user core in the application software [14].   
The Vivado IP catalog provides a central repository for Xilinx, but now we explain some IP that we utilized 
in this thesis. To realize the all system of the surveillance of target in the cross-correlation we need of  
BRAM, Multiplier (complex), Adder in Floating point, some block of the floating point,  samples counter 
and matched filter realized for example with Fast-Fourier-Transform (FFT). 
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 BRAM 
 
The LogicCORETM IP AXI BLOCK RAM (BRAM) Controller is a soft IP core for use with the Xilinx 
Vivado Design Suite. The core is designed as an AXI Endpoint slave IP for integration with the AXI 
interconnect and system master device to communicate to local block RAM. The AXI BRAM Controller can 
be configured such that a single to the BRAM block or both ports to the BRAM block are utilized in either 
an AXI4 or AXI4-Lite controller configuration. 
 
 
Figure 2.10: AXI4 BRAM Controller Block Diagram [15]. 
 
The above figure represent the generate HDL core for supporting a AXI4 transaction interface. Single port 
usage to the BRAM block can be configured over an enhanced performance setting in a dual port 
configuration. All communication with AXI master devices is performed through a five channel AXI 
interface. All write operations are initiated on the Write Address Channel (AW) of the AXI bus which 
specifies the type of write transactions and the corresponding address information; then there is another 
channel that describes the communications of the write data for the single or burst write operations (Write 
Data Channel W). the Write Response Channel (B) is used as the handshaking or response on the write 
operation; the Read Address Channel (AR) communicates all address and control information when the AXI 
master request a read transfer. When the read data is available to send back to the AXI master, the Read 
Data Channel (R) translates the data and status of the operation. The compatibility of the AXI BRAM 
Controller are:  
 
1. Support for 32-, 64-, 128-, 512-, and 1024-bit BRAM data widths; 
2. Support for all AXI4 burst types and sizes; 
3. The AXI BRAM Controller executes all transactions in order regardless of thread ID value; 
4. AXI user signals are not necessary or supported. 
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 Floating-Point Operator 
 
The extended dynamic range and precision offered by floating-point arithmetic is quickly becoming a 
requirement in numerous signal processing algorithms that are being used in graphics, advanced wireless 
communications, instrumentation, industrial control, audio, medical imaging applications and digital signal 
processing. 
In this Floating-Point Operator of Xilinx we can use some operators for our scope, such as multiply for 
design two real signals, Adder, Conversion from floating-point to fixed-point and Conversion from fixed-
point to floating-point. The Xilinx Floating-Point Operator core supports a different range of fraction and 
exponent wordlenght than defined in the IEEE-754 Standard. Basic formats are single precision format, 
double precision format and quadruple format. 
  
 
 
o Floating-Point Number Representation 
 
 
The core employs a floating-point representation that is a generalization of the IEEE-754 Standard to allow 
for non-standard sizes. A floating-point number is represented using a sign, exponent, and fraction (which 
are denoted as ‘s’, ‘E’, and b0b1b2..bwf-1, respectively). 
The value of a floating-point number is given by: v= (-1)s2Eb0b1b2….bwf-1 
The binary bits, bi, have weighting 2-I, where the most significant bit b0 is a constant 1. The sign bit provides 
a value that is negative when s=1, and positive when s=0. 
 
 
 
Figure 2.12: Bit Fields within the Floating-Point representation. 
 
 
o Floating-Point Number Representation 
 
 
For the purposes of fixed-point to floating-point conversion, a fixed-point representation is adopted that is 
consistent with the signed integer type used by Xilinx System Generator for DSP. Fixed-point values are 
represented using a two’s complement number that is weighted by a fixed power of 2. In the following 
figure there is a binary representation of a fixed-point number contains three fields. 
 
 
 
 
 
Figure 2.13: Bit Fields within the Fixed-Point Representation 
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3 Implementation of a cross-correlation technique on FPGA 
 
In radar, coherent reception of scattered signals is performed via estimation of cross-correlation between the 
sampled reference and radar returns. The development of the cross-correlation technique on FPGA gives a 
hope to realize an algorithm in time domain and in frequency domain. 
This mathematical procedure is widely used in image processing in computer vision or remote sensing 
satellites, in signal detection and identification in noise. One of the ways to perform such digital processing 
is using FPGA-based devices. They have such attractive features as possibility to reprogram the device 
many times, possibility to make counting in parallel which enables to obtain rather high performance and 
simplicity of design. 
The implementation on FPGA is important because both digital signal generation and processing of radar 
returns can be implemented as FPGA designs. 
 
 
 
3.1 Implementation of cross-correlation in time and frequency domain 
 
In time domain the correlation is calculated trough this equation 
 
𝐾𝜏 =  ∑ 𝑋𝑛−𝜏𝑌𝑛
𝑁
𝑛=1
 
Where X and Y are input signals, τ is integer delay between input signals,  N is the number of samples to be 
integrated. 
In most of the applications it is necessary to find correlation function values at several range bins. Cross-
correlation function consist in three operations: signal shift store in BRAM in time, their multiplication and 
integration (Add and Accumulation). Each of the operations can be implemented in FPGA. 
 
 
 
 
 
Figure 3.1: Simple block diagram of time domain correlator for continuous signals [16]. 
 
The correlator operates in the following way: reference signal comes to delay line ( line of registers BRAM 
of FPGA) and from delay line to channels. Radar return comes to all the channels at the same time. The 
radar return is multiplied with delayed reference, and the result is added to the value contained in register of 
the correlator channel. After several cycles of operation the registers (BRAM) in correlator channels can be 
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overfilled. Then the result from adders are transferred to results bank for subsequent operation and all the 
channels are reset for processing the next set of data with “tready” and “tvalid” signals. 
The realized correlator enables calculation of the correlation function at the floating points number of range 
bins for a certain integration time. 
 
In frequency domain to evaluation of cross-correlation function consist in performing calculation in spectral 
domain: applying Fourier transform to both signals, multiplication of obtained Fourier spectra and inverse 
Fourier transform of result giving all the range gates in parallel. 
 
 
 
Figure 3.2: Simple block diagram frequency and time domain of the cross-correlation development on FPGA. 
 
 
In the precedent figure we represent two ways to describe cross-correlation, time and frequency domain. FIR 
filter is a filter whose impulse response (or response to any finite length input) is of finite duration, because 
it settles to zero in finite time [20]. 
It is well known that estimation of cross-correlation function is also possible in spectral domain using 
discrete Fourier transform (DFT). For that one needs to perform DFT (or FFT) of both input signals, 
multiply one of them by complex conjugate to the second one and perform inverse DFT of the result. FPGA 
potentialities allow performing very fast Fourier transforms. The DFT of length N, calculates the sampled 
Fourier transform of a discrete-time sequence at N evenly distributed points ωk = 2πk/N on the unit circle. 
The complexity of the DFT direct computation can be significantly reduced by using fast algorithms that use 
a decomposition of the summation in equations one and two-in addition to exploiting various symmetries 
inherent in the complex multiplications. One such algorithm is the Cooley-Turkey radix-r decimation-in-
frequency (DIF) FFT, which recursively divides the input sequence into N/r sequences of length r and 
requires logr N stages of computation. 
In the FFT algorithms there is a technique that combines the results of smaller discrete Fourier transform 
into a larger DFT, its name is butterfly. Its name comes from the shape of the data-flow diagram in the radix-
2 case. In the following figure copy it from Wikipedia we can see signal-flow graph connecting the inputs in 
the left to the outputs in the right. This diagram resembles a butterfly, hence the name. 
 
 
Figure 3.3: Signal flow graph connecting the inputs to the outputs of butterfly of a radix -2 Cooley-Tukey FFT.  
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Figure 3.4: DIF (Decimation In Frequency)  FFT algorithm with N=8 point. 
 
 
Each stage of the decomposition typically shares the same hardware, with the data being read from memory, 
passed through the FFT processor and written back to memory. Each pass through the FFT processor is 
required to be performed logr N times. Popular choices of the radix are r= 2, 4 and 16. Increasing the radix of 
the decomposition leads to a reduction in the number of passes required through the FFT processor at the 
expense of device resources. 
 
While the decimation-in-time (DIT) radix-r, for example r=16, is divided in even-index and odd-index time 
samples. The outputs of these shorter FFTs are reused to compute many outputs, thus greatly reducing the 
total computational cost. 
 
 
 
Figure 3.5: DIT (Decimation In T ime)  FFT algorithm with N=16 point. 
 
 
This is called decimation in time because the time samples are rearranged in alternating groups and a radix-r 
algorithm because there are two groups. 
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3.2 Implementation of cross-correlation in the case of DVB-S signal 
 
With the rapid development of electronic technology, passive radars are going to be a useful help to active 
radars, especially because of their easy deployment. The detection performance of passive radar depends by 
Illuminators Opportunity (IOs). In the our design we use such as IO, DVB-S signal, a geostationary Digital 
Video Broadcasting Satellite, captured at a center frequency variable from 10.7 to 12.75 GHz, dependent 
which transponder we use. 
The our system is based to receive both the direct signal, on the primary antenna, and the signal reflected by 
a target on the secondary antenna, in the following figure we can see a picture make by my colleague during 
some our experiments. 
 
 
 
 
Figure 3.4: Experiment scenario of our project passive radar system, courtesy of Fraunhofer FHR. 
 
 
 
Passive radar systems require an additional separate channel, called reference channel RC in the figure 3.4, 
to measure the transmitted signal from satellite, Astra 1 in our case, to serve as a reference[17]. 
One of the most popular detection strategies in passive radar is to conduct delay-Doppler cross-correlation 
(CC) between the data received in the RC and surveillance channel (SC), which mimics matched-filter (MF) 
processing in conventional active sensing systems where the transmitted signal is cross-correlated with the 
receive signal. 
The principle advantage of the implementation of the cross-correlation on FPGA is its simplicity 
requirement, over implementation, of no prior knowledge of the transmitted waveform. Moreover, 
commercial illuminator opportunity such as radios and TV stations typically employ isotropic antennas to 
cover a wide area. If we don’t use any pre-processing, the direct-path signal see in the surveillance channel 
is typically stronger than the target signal by several orders of magnitude.   
The goal of this thesis is to implement a cross-correlation in V-HDL, so that it can be used in the DVB-S 
radar system for online reduction of the data rate. The data rate can be reduced because the range of interest 
after the cross-correlation is much shorter than the correlation length (which is necessary to be long to 
achieve a sufficient SNR). 
The following figure presents the block diagram of the developed system of the Radio-Frequency Unit of 
only antenna, horizontal and vertical polarization, where we can see low noise blocks (LNB) and various 
blocks intermediate frequency.  
Direct path from satellite 
Reference channel (RC) 
Surveillance channel 
Target on the turn table 
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Figure 3.5: The Radio Frequency Unit. It’s composed by Horizontal and vertical polarization of the one antenna, LNB with the correspondin g IF stages, 
courtesy of Fraunhofer FHR. 
 
 
 
 
 
 
 
 
 
 
This block in the figure is responsible for the selection and demodulation to base-band of the signal of 
interest. 
 
After the block Radio Frequency Unit (RFU) there is the Acquisition and Control Unit, responsible for 
signal digitalization, sampling and quantization, of the baseband signal. It also generates the LNB control 
signals and sends the resulting samples to the signal processing unit. Finally, the signal processing unit 
performs archiving and processing of the samples generated by the acquisition and control unit.     
 
 
 
3.2.1 Constraints and data utilized  
 
The algorithm is based on the maximum likelihood estimate of the cross-correlation of time domain and it 
has a few calculations, which can be simplified, in order to obtain a more efficient implementation in terms 
of area and power. Various simulations are made with varying detection times and varying time delays.  
The algorithm is based on the use of some blocks to realize FIR filter. Where the system is formed by two 
blocks, the first dedicated to the first channel, or Reference Channel, and the second block for the second 
channel, surveillance channel (SC). Each block is formed by a block that convert the sample from, that it 
arrive by Analog to Digital Converter, fixed point to floating point. 
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We use a conversion Fixed to Point at input of my block finite state machine because a floating-point system 
can be used to represent, with a fixed number of digits, numbers of different orders of magnitude and the 
speed of floating-point operations, commonly measured in terms of FLOPS (floating-point operations per 
second),is an important characteristic of a computer system, especially for our algorithm where it involves 
intensive mathematical calculations. And at the end of the MAC (Multiplier and Accumulate) we have a 
conversion from Floating to Fixed. In the following figure we can see how produce a conversion and why. 
 
 
 
 
Figure 3.6: RTL analysis of the conversion from Fix to Flo and Flo to Fix point digital samples in inputs.  
 
 
 
 
In the figure 3.6 when the signal Tready and tvalid of the AXI-interface are up, the master/slave stream ports 
TVALID indicates that the master/slave is driving a valid transfer, a transfer takes place when both 
TVALID and TREADY are asserted. Furthermore I created some debug signals to see the behavior of the 
signals inside. Each block has a latency time of 14 clock cycles. 
 
Latency is a time interval between the stimulation and response a time delay between the cause and the 
effect. In the following figure we can see this latency of 14 cycle’s clock. In output I have the exactly 
conversion after 14 cycle’s clock with period of 1000 ns, because inside each block there is the calculation 
and respective functions. Floating point IP-core are optimized for specialized, computationally intensive 
applications, whereas fixed-point are optimized for high-volume, general purpose applications. 
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Figure 3.7: Results simulation of conversion Fix2Flo to Flo2Fix. 
 
 
To realize the algorithm  I used three block RAM, Single port ram, where I store samples comes from two 
channel with write_enable signal to 1, and then 0 when I want to read from BRAM.  
 
 
 
Figure 3.8: Re-Customize BRAM Channel 0. 
This algorithm has been implemented in time domain and not in frequency domain. The frequency domain 
implementation will need two FFTs, one inverse FFT and scaling for each frequency bin of the correlation. 
An inverse FFT, for example radix2, is known to have a complexity of NlogN . These are often expensive to 
implement on an embedded device in terms of clock cycles, while in the time domain implementation, all 
operations are linear in N (for each correlation point), but the expensive square roots and divisions are 
avoided. 
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The whole system to be put we can see it in the following figure where the complexity to realize the 
algorithm is situated in the built a finite state machine (FSM), definite by signals of input and output. Our 
target is that to calculate cross-correlation in time domain of two signals, both coming from antennas. 
     
 
 
Figure 3.9: Block diagram whole design divided in two parts: one relative to conversion fix2flo and flo2fix, and in the other hand Finite  State Machine, or 
description of algorithm.  
 
 
 
When the samples, coming from antennas, are converted from analogic to digital converter (ADC), I store 
them in two BRAM, with native interface and type single-port-RAM. These BRAM are available in Vivado 
program in IP-catalog section.  
The sizes of these BRAM change with the window size that we decide at the beginning after to design the 
code. 
 
In this figure the sizes of BRAMs are of 262144 samples, 218 samples, with 32 bits for sample; the type of  
BRAM’s interface is  “native”, because Xilinx recommends that the AXI BRAM Controller’s AXI4 
interface data width match the native width of the AXI Interconnect to which it is attached.   
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Figure 3.10: Customize PortA options, with width and depth of samples.  
 
 
 
Figure 3.11: Customize Single_PortRam and native interface 
 
 
 
By using this type of BRAM, we store the samples when write enable signal is abilitate and when we read 
data into BRAM, we disable write enable signal and then these samples entire like input in FSM machine 
after the conversion from fixed point to floating point. 
In these following figures we note the technique of reading and writing data into BRAM single port. 
To the simulation we must enable the enable signal and at rising edge of clock the data entry into BRAM.  
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Figure 3.12: Run simulation of BRAM where there are data write into BRAM 
 
 
In the case of reading data into BRAM, I must to enable the enable signal and write enable signal reset.  
Thus I have in output, each rising edge of clock, the samples store previously. 
 
By the result of the simulation, we can note that the BRAM has two cycle’s clock of latency, one for the 
writing and the other for the reading. 
 
 
 
 
Figure 3.13: Run simulation of BRAM where there are data read into BRAM 
 
 
This is the simplest BRAM. The design will get complicated when you go from single port to dual port 
RAM's.But the basic idea remains the same.By reading the documentation supplied by Xilinx you can 
explore more settings used in the GUI tool.For testing purpose I have used Xilinx ISE 12.1 version and 
BRAM version 4.1. The options in the core generator tool may vary slightly depending on the version you 
are using. 
 
 
3.3 Description of the number operations and solution 
 
The algorithm used to calculate cross-correlation, filter FIR, is based on process and optimization of the 
samples in time domain.  To process one sample in the time domain, a symmetric FIR filter and needs of 
N/2 multiplications and N-1 additions. This means that a FIR filter executes 0.5 (3N−2) operations per 
sample. This processing should be executed for both I and Q paths, which means that the actual number of 
operations per sample (a couple of an I-sample and a Q-sample) doubles and becomes 3N – 2.  
The finite state machine is realized like to see in the following figure. In this figure we can see that we need, 
to realize algorithm cross-correlation, necessarily by three states, indicated with S0, S1 and S2.  
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Figure 3.3.1: Block diagram with three states of FSM. 
 
 
 
A brief description of the states is: 
 
1. Initially the samples are store in the two blocks of BRAM’s memory after the conversion from fixed 
point to floating point. 
 
2. In the second state, there is the method to realize the algorithm with some operations, such as 
multiplication, adder and store. During this second step we consider a reference signal and, during 
the arithmetic operations, we translate the samples of the other signal, surveillance signal’s, with a 
signal of reference, delay_signal (see in following code VHDL). For each increment of delay_signal, 
we store the last value in another BRAM, situated before the conversion of the samples from floating 
point to fixed point. 
 
3. In the last state I read by BRAM, disabling write_enable signal and with tready and tvalid signal 
enabled. Then there is the conversion the conversion of the samples from floating point to fixed 
point. 
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In the machine we created two processes, sequential and combinatorial process, like possible sol ution to realize the 
Mealy’s FSM. The following FSM representing states and state transitions using a state diagram is a general 
description of the algorithm: 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
In the sequential process there is a signal, reset_signal. This signal makes the finite state machine start by 
S0, state where there is the filling of memory BRAM, channel_0 and channel_1.  
In the “sensitiving list” the signals are clock and reset where is active on each rising edge of clock. IP-
catalog blocks are created with reset signal active low. 
 
 
 
 
 
Figure 3.3.3: Sequential Process FSM (Finite State Machine). 
Inputs 
Fill BRAM Channells Active signal AXI interface to 
read from BRAM_output 
Read result operations 
 from BRAM_output 
unitl max_delay parameter 
Read samples by BRAM both 
channels to start operations 
Reset system or start again and 
store new samples  from antennas’s system 
Reset system  
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To describe in code VHDL the filling of the BRAM for the channel0 and channel1 we used a counter that it 
count until MAX_SIZE, parameter that we decided at beginning, depending by numbers of samples that we 
must consider during the process. 
 
 
 
 
 
Figure 3.3.4: Counter that count samples come by conversion Fix2Flo after 14 clock cycle’s latency.  
 
 
While sample_Ch0 and sample_Ch1 signal reach MAX_SIZE - 1 we fill both BRAM and then we reset 
addresses signals , sample and we active State_finished signal to go at the next state S1.   
 
In the second block, or state, there are the operations, multiplication and adder with the storing in another 
BRAM in output. In the following picture we can see how is the storing in BRAM with increment of delay. 
In each instant time where the delay signal various, we store the last value of the total result of the 
multiplication and adder in BRAM, with the enable signal enable. 
 
 
 
 
 
Figure 3.3.5: Operations of multiplier and adder with reference signal and eco-target signal with translation of addresses. 
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Whenever variable n reaches dimension of MAX_SIZE, delay signal is increased and the memory address’s 
of the signal eco-target to start, at the next clock cycle’s, by next cell of memory BRAM. 
 
 
 
When n reaches MAX_SIZE and delay < max_delay we active write enable signal to write the last value of 
the operation of the adder. 
 
“Add_wea <= "1" when delay < max_delay-1 and n = MAX_SIZE-1 else (others=>'0')”;  
 
While, to sincronize the signals tvalid and tready of the multiplier and adder we need of variables counter 
long_reset, n  and address_count_stop. 
Address_count_stop signal reach ‘1’ after three clock cycle’s to sincronize the signals of AXI interface.  
When delay signal reaches max_delay we active the signal to go in the next state, S2, and we must to reset 
all variables, such as: delay, Add_addra, addra0 and addra1.  
 
Delay signal is realized to count and shifted the samples range coming from two antennas’s channels.  
A following, for educational purpose, a realization, with MATLAB, of the cross-correlation with delay 
signal for different value and instant time.  
 
 
 
First case, where delay signal is 0. In this figure we have a total overlap of two channels. 
 
 
^ 
 
Figure 3.3.4: Demonstration of cross-correlation realized with MATLAB, delay = 0. 
 
 
In each increment of delay, the signal of target is translated while the reference signal is the landmark. 
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Figure 3.3.5: Demonstration of cross-correlation realized with MATLAB, delay = 1. 
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Figure 3.3.6: Demonstration of cross-correlation realized with MATLAB, delay =2. 
 
 
 
 
 
Figure 3.3.7: Demonstration of cross-correlation realized with MATLAB, delay =6. 
 
 
In the third and the last state, we read the result in sequential made by operations, with the write enable 
signal disabled. 
In the screenshot of the following code, we can note how is made the read of samples by memory counting 
until max_delay -1. After this state there is the conversion from floating point to fixed point. 
 
  
 
 
 
Figure 3.3.8: Reading samples stores by BRAM. 
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3.4  Test bench 
 
In the test bench we insert an example of inputs to test the code and to see the behavioral of the algorithm. In 
the following figure we created two stimuli: reference signal clock of period 2 ns, then reset generation 
where signal reset is active low for 4 ns and then the enable signals of BRAMs. 
 
 
 
Figure 3.4: Test bench of clock generation, reset generation and ready process. 
In this figure we insert and active tvalid signals of Fix2Flo IP Vivado and a sequence of inputs of the two 
channels where we compare the behavioral result’s of Xilinx with MATLAB. This compare will illustrated 
in the next chapter. 
 
 
 
 
 
 
Figure 3.4: Test bench of algorithm. 
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4 Simulation and results 
 
 
In this chapter we deal the result of the algorithm and its simulation with difference between software 
MATLAB and Vivado. 
To analyze the correctness of the algorithm, we compare the result with Barker-code7 in MATLAB. 
In inputs we inserted the sequence of this bits in two channels, a and b: 
  
a=[1 1 1 -1 -1 1 -1 0 0 0 0] 
b=[0 0 0 0 1 1 1 -1 -1 1 -1] 
 
As expected by theory, the values of sidelobes in the Barker code are +1, -1 and 0, while the peak is 7, by 
theory Barker-code 7, and with Sidelobe level ratio −16.9 dB. A Barker code has a maximum 
autocorrelation sequence which has sidelobes no larger than 1. 
 
output shall be 
-1      0     -1      0      7      0     -1      0     -1      0     -1       
 
 
Figure 4.1: Auto-correlation function of a Barker-7 code. 
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 With simulation of Vivado, we obtain the following figure, digital waveform: 
 
 
Figure 4.2: Digital waveform cross-correlation. 
 
In this figure we note an behavioral in analogic waveform of the Barker-code7: 
 
 
Figure 4.3:  Analogic waveform cross-correlation. 
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If we insert the digital value in MATLAB and draw a graphic, we can see a partial overlap, except some 
sidelobes;  the peak is correctly positioned and has the correct height. This is the most important thing. This 
in the followinf figure: 
 the output of Vivado of the Barker-code7 is [-1 0 -1 1 7 0 -3 0 1 -2] 
 
In comparison we get: 
 
 
Figure 4.1: Compare between theoretical output and output of algorithm. 
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4.1  Time behaviour of algorithm 
  
 
The behavioral of the algorithm and latency time to improve the performance we studied the variation of the 
valid signal in output. In the following table we represent  the signal output by AXI interface 
Flo2Fix_m_axis_tvalid_out at different times, so the differential, ∆tvalid with the variation oft wo parameters: 
MAX_SIZEand MAX_DELAY. 
 
∆Flo2Fix_m_axis_tvalid_out  : 
Flo2Fixmaxis tvalidout (clock cycle+1)
 −  Flo2Fix_m
axis tvalidout
(clock  cycle′s)
𝑃𝑒𝑟𝑖𝑜𝑑
 
 
Run simulation is 5 μs and period is 2 ns. 
 
 
MAX_SIZE value MAX_DELAY value ∆_Flo2Fix_m_axis_tvalid_out 
12 samples 2 (145.000 ns – 87.000 ns )/ 2ns = 29 
12 samples 6 (361.000 ns -191.000 ns )/2ns = 85 
6 samples 12 (397.000 ns – 203.000 ns ) /2ns = 97 
16 samples 14 (1017.000 ns – 511.000 ns )/ 2ns  =  253 
 
 
 
By values oft he table we can obtain an equation that describe the variation of  
∆_Flo2Fix_m_axis_tvalid_out. 
 
∆_Flo2Fix_m_axis_tvalidout = m*d + 2*d +α  
 
 
 
 
Where  
 m = MAX_SIZE, d represent the value of delay and α a costant parameter that assume 1. 
 
A duty cycle is the percentage of one period in which a signal or system is active. A period is the time it 
takes for a signal to complete an on-and-off cycle. 
The duty cycle of this algorithm is the rapport between  d, delay and length of output (correspond to 
max_delay parameter) and  the period of the output. 
 
𝛿 =  
𝑑
∆_Flo2Fix_m_axistvalidout
≈  
1
𝑚 + 2
 
 
 
∆_𝐅𝐥𝐨𝟐𝐅𝐢𝐱_𝐦_𝐚𝐱𝐢𝐬_𝐭𝐯𝐚𝐥𝐢𝐝𝐨𝐮𝐭 𝛅 
29 0.07143 (7.143 %) 
85 0.07246 (7.246 %) 
97 0.125 (12.5 %) 
253 0.0555 ( 5.555 %) 
 
In the following figure we describe an example oft he value of duty cycle and three pick of tvalid_out signal 
and the result of cross-correlation to various parameters of the MAX_SIZE and max_delay. 
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Figure 4.1.4: Simulation case with difference two pick of tvalid_out signal. 
 
 
 
Figure 4.1.1: Simulation case with two samples. 
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Figure 4.1.2: Simulation case with 12 samples and set to 0 tvalid_out signal at 537 ns. 
 
 
 
 
 
Figure 4.1.3: Simulation case with 12 samples and set to 1 tvalid_out signal at 513 ns. 
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5   Conclusions and recommendations for future work   
 
 
This chapter presents the conclusions of the research and work described in the thesis. The aim and 
objectives of the research, outlined in chapter 1, are the creations of the filter to calculate and study cross-
correlation of the DVB-S2 signals, utilized in the passive radar. 
Proposals for future work indicated by the research are suggested. 
 
5.1  Conclusions 
 
The aim of the research was: 
 
 to develop and demonstrate a methodology to design for filter VHDL and a process of the calculate 
of the cross-correlation of the DVB-S2 signals in the passive radar. 
 
 
To achieve the research aim, a research methodology was designed, a vital part of which was the 
setting of objectives that, when completed, would seek to incrementally fill the gaps in the boundary of 
knowledge and realize the research aim. 
 The objectives of the research are listed below. All of these objectives were completed as part of the 
research. Furthermore, the results obtained as a direct consequence of meeting these objectives are stated.  
 
 
 
 
o Development of a methodology to design for auto/cross correlation VHDL (section 3.2) 
 
 The methodology to design cross correlation has provided the means to analyze and 
compare alternative tehorical and practice concepts. 
 The development on FPGA concept selection of the alternative time or frequency 
domain concepts was in the first instance based on engineering embedded systems. 
 
 
o Definition of a selection process of VHDL features and difference of application of time 
domain and frequency domain (section 3.3) 
 
 The algorithm used to calculate cross-correlation, filter FIR, is based on process and 
optimization of the samples in time domain. 
 The selection process of location features is based on development of the performance 
matched filter. 
 
 
 
o Demonstration of the methodology, selection process and techniques in the real case and 
its demonstration (section 3.3.2) 
 
  The application of the methodology to design for filter, the FSM feature and their 
selection process to enable the operations that realize cross-correlation. 
 Development of the filter utilizing FSM of Mealy and exposition of the simulation. 
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 5.2  Recommendations for future work 
 
 The weaknesses and limitations of each of two techniques developed in the research study have 
indicated the following areas as recommendations for future work. 
 
o The design for implementation on frequency domain 
 
 The concept is based on the convolution theorem, which states that for two 
signals x(t)x(t) and y(t)y(t), the product of their Fourier 
transforms X(f)X(f) and Y(f)Y(f) is equal to the Fourier transform of the convolution 
of the two signals. 
 
o The sidelobes in theoretical case and algorithm case  
 
 The problem in the different sidelobes of the simulation in MATLAB and Vivado-
Simulation, is caused by synchronization of timing and missing some samples.  
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